Conventional hardware-friendly quantization methods, such as fixed-point or integer, tend to perform poorly at very low word sizes as their shrinking dynamic ranges cannot adequately capture the wide data distributions commonly seen in sequence transduction models. We present AdaptivFloat, a floating-point inspired number representation format for deep learning that dynamically maximizes and optimally clips its available dynamic range, at a layer granularity, in order to create faithful encoding of neural network parameters. AdaptivFloat consistently produces higher inference accuracies compared to block floating-point, uniform, IEEE-like float or posit encodings at very low precision (≤ 8-bit) across a diverse set of state-of-the-art neural network topologies. And notably, AdaptivFloat is seen surpassing baseline FP32 performance by up to +0.3 in BLEU score and -0.75 in word error rate at weight bit widths that are ≤ 8-bit. Experimental results on a deep neural network (DNN) hardware accelerator, exploiting AdaptivFloat logic in its computational datapath, demonstrate per-operation energy and area that is 0.9× and 1.14×, respectively, that of equivalent bit width integer-based accelerator variants.
INTRODUCTION
Deep learning approaches have transformed representation learning in a multitude of tasks. Recurrent Neural Networks (RNNs) are now the standard solution for speech recognition, exhibiting remarkably low word error rates (Chiu et al., 2017) while neural machine translation has narrowed the performance gap versus human translators . Convolutional Neural Networks (CNNs) are now the dominant engine behind image processing and have been pushing the frontiers in many computer vision applications (Krizhevsky et al., 2012; He et al., 2016) . Today, deep neural networks (DNNs) are deployed at all computing scales, from resource-constrained IoT edge devices to massive data center farms. In order to exact higher compute density and energy efficiency on these compute platforms, a plethora of reduced precision quantization techniques have been proposed.
In this line of research, a large body of work has focused on fixed-point encodings Gupta et al., 2015; Lin et al., 2015; Hwang & Sung, 2014; Courbariaux et al., 2015) or uniform quantization via integer (Migacz, 2017; Jacob et al., 2017) . These fixed-point techniques are frequently evaluated on shallow models or on CNNs exhibiting relatively narrow weight distributions. However, as it can be seen from Figure 1 , sequence transduction models with layer normalization such as the Transformer (Vaswani et al., 2017) can contain weights more than an order of magnitude larger than those from popular CNN models with batch normalization such as ResNet-50, Inception-v3 or DenseNet-201. The reason for this phenomenon is that batch normalization effectively produces a weight normalization side effect (Salimans & Kingma, 2016) whereas layer normalization adopts invariance properties that do not reparameterize the network (Ba et al., 2016) . arXiv:1909.13271v1 [cs. LG] 29 Sep 2019 In the pursuit of wider dynamic range and improved numerical accuracy, there has been surging interest in floating-point based (Drumond et al., 2018; Köster et al., 2017) , logarithmic (Johnson, 2018; Miyashita et al., 2016) and posit representations (Gustafson & Yonemoto, 2017) , which also form the inspiration of this work.
AdaptivFloat improves on the aforementioned techniques by dynamically maximizing its available dynamic range at a neural network layer granularity. And unlike block floatingpoint (BFP) approaches with shared exponents that may lead to degraded rendering of smaller magnitude weights, Adap-tivFloat achieves higher inference accuracy by remaining committed to the standard floating-point delineation of independent exponent and mantissa bits for each tensor element. However, we break from IEEE 754 standard compliance with a unique clamping strategy for denormal numbers and with a customized proposition for zero assignment, which enables us to engineer leaner hardware.
Rather than proposing binary or ternary quantization techniques evaluated on a small number of carefully selected models, through AdaptivFloat, we aim to inform a generalized floating-point based mathematical blueprint for adaptive and resilient DNN quantization that can be easily applied on neural models of various categories (CNN, RNN or MLP), layer depths and parameter statistics.
By virtue of an algorithm-hardware co-design, we also propose a processing element implementation that exploits the AdaptivFloat arithmetic in its computational datapath in order to yield energy efficiencies that surpass those of integer-based variants. Furthermore, owing to the superior performance of AdaptivFloat at very low word sizes, as it will be shown, higher compute density can be acquired at a lower penalty for computational accuracy compared to block floating-point, integer, or non-adaptive IEEE-like float or posit encodings. Altogether, the AdaptivFloat algorithmhardware co-design framework offers a compelling alternative to integer or fixed-point solutions.
Finally, we note that the AdaptivFloat encoding scheme is self-supervised as it only relies on unlabeled data distributions in the network. This paper makes the following contributions:
• We propose and describe AdaptivFloat: a floating-point based data encoding algorithm for deep learning, which maximizes its dynamic range at a neural network layer granularity by dynamically shifting its exponent range and by optimally clipping its representable datapoints.
• We evaluate AdaptivFloat across a diverse set of DNN models and tasks and show that it achieves higher classification and prediction accuracies compared to equivalent bit width uniform, block floating-point and non-adaptive posit and float quantization techniques.
• We propose a hybrid float-integer (HFINT) PE implementation that exploits the AdaptivFloat mechanism and provides a cost-effective compromise between the high accuracy of floating-point computations and the greater hardware density of fixed-point post-processing. We show that the HFINT PE produces higher energy efficiencies compared to conventional monolithic integerbased PEs.
• We design and characterize an accelerator system targeted for sequence-to-sequence neural networks and show that, when integrated with HFINT PEs, lower overall power consumption compared to an integerbased adaptation is obtained.
The rest of the paper is structured as follows. A summary of prominent number and quantization schemes used in deep learning is narrated in Section 2. We present the intuition and a detailed description of the AdaptivFloat algorithm in Section 3. The efficacy and resiliency of AdaptivFloat is demonstrated in Section 4 across DNN models of varying parameter distributions. Section 5 describes the hardware modeling with energy, area and performance efficiency results reported in Section 6. Section 7 concludes the paper.
RELATED WORK
Quantization Techniques. Low-precision DNN training and inference have been researched heavily in recent years with the aim of saving energy and memory costs. A rather significant percentage of prior work in this domain (Wu et al., 2015; Mishra et al., 2017; Park et al., 2017; Zhou et al., 2016; Cai et al., 2017; Zhang et al., 2018; Han et al., 2015) have focused on or evaluated their low precision strategies strictly on CNNs or on models with narrow parameter distributions. Notably, inference performance with modest accuracy degradation has been demonstrated with binary (Courbariaux & Bengio, 2016) , ternary (Zhu et al., 2016) , and quaternary weight precision .
Often, tricks such as skipping quantization on the sensitive first and last layers are performed in order to escape steeper end-to-end accuracy loss.
Extending these aggressive quantization techniques to RNNs have been reported (Alom et al., 2018) , although still with recurrent models exhibiting the same narrow distribution seen in many CNNs. (Park et al., 2018) noticed that large magnitude weights bear a higher impact on model performance and proposed outlier-aware quantization, which requires separate low and high bit-width precision for small and outlier weight values, respectively. However, this technique complicates the hardware implementation by requiring two separate PE datapaths for the small and the outlier weights.
Hardware-Friendly Encodings. Linear fixed-point or uniform integer quantization is commonly used for deep learning hardware acceleration (Jouppi et al., 2017; Jacob et al., 2017; Reagen et al., 2016) as it presents an area and energy cost-effective solution compared to floating-point based processors. Moreover, low-precision integer inference has already made its way into commercial systems. NVIDIAs TensorRT (Migacz, 2017 ) is a commercial library that determines 8-bit integer quantization parameters offline for GPU inference. Google's TPU, based on INT8 computations, has been deployed in datacenters to perform accelerated inference of DNN applications. While integer quantization has been favorably applied to CNNs, (Bhandare et al., 2019) demonstrated robust INT8 quantization on the Transformer network. In this paper, a broader quantization study on the same network is given with AdaptivFloat showing minor degradation when the weight size is as low as 5-bit.
Aware of the dynamic range limitation of fixed-point encoding, we have seen block floating-point data types, such as Flexpoint (Köster et al., 2017) and inspired variants employed in the Brainwave NPU (Fowers et al., 2018) . Block floating-point's appeal stems from its potential to achieve floating-point-like dynamic range with hardware cost and implementation comparable to fixed-point. However, by collapsing the exponent value of each tensor element to that of the element with the highest magnitude, elements with smaller magnitudes will be more prone to data loss. Logarithmic approaches (Vogel et al., 2018; Lee et al., 2017) replacing fixed-point multipliers with shifters have demonstrated smaller power consumption and higher throughput compared to linear-based architectures.
Number Formats with Higher Dynamic Range. For DNN computation workloads with very large operands, 16bit number formats such as INT16 and FP16 have been adopted. And several commercial hardware accelerators such as the 2 nd generation TPU and Intel FPGAs have opted to use the Bfloat16 data type as it preserves the dynamic range of 32-bit float by retaining its eight exponent bits, but incurs reduced precision with 7 fractional bits.
Additionally, there has been increasing interest in using the posit data type in deep learning due to its ability to exact higher accuracy and larger dynamic range compared to floats (Gustafson & Yonemoto, 2017) . In particular, posit's tapered precision can represent small values, where the majority of DNN parameters tend to fall, more accurately than floating-point numbers. However, although posit offers a wider reach compared to floats, its accuracy on larger numbers, for a given bit width, may be lower than floats. Furthermore, due to the dynamic nature of its regime bits, hardware implementation of a posit-based datapath exhibits worse energy-delay product compared to fixed-point and floating-point implementations (Carmichael et al., 2018) .
Floating points w/o denormal
Floating points w/o denormal, but sacrifice ±min for ±0 Figure 2 . Illustration of the 0 value representation in AdaptivFloat
We include the posit numerical format in our experimental DNN performance evaluation and comparison with the AdaptivFloat data type.
METHODOLOGY
In this section, we provide greater details on AdaptivFloat, the floating-point based number encoding format for adaptive and resilient DNN quantization. We describe the inner workings behind the adjustment of the available dynamic range of representable values in order to best fit the weights of the neural network layers.
The AdaptivFloat Format
The AdaptivFloat number representation scheme generally follows the IEEE 754 Standard floating-point format that includes a sign bit, exponent bit, and mantissa bit fields. In order to efficiently encode in hardware all the representable datapoints, we avoid the computation of denormal values in the AdaptivFloat number system.
The main problem arising as a result of not using denormals in floating-point is the lack of representation for the "zero" point, which is essential to neural network computations. We solve this constraint by sacrificing the positive and negative minimum values to allocate the slot for "zero" as shown in Figure 2 .
Moreover, at very low bit compression, customization based on the value range of a neural network layer can greatly reduce the quantization error with little overhead on the shared extra parameters. Thus, similar to integer quantization that uses a quantization scale (or step), we introduce a bias value, exp bias , to dynamically shift the range of exponent values at a layer granularity. The calculation of exp bias is described in Section 3.2. A benefit of using exp bias is the simplicity of the hardware logic required to perform the adaptive operation compared to the multiplying quantization scale used in integer quantization. This contrast is discussed in detail Algorithm 1 shows how a bit vector, with a exp bias generated per layer, is converted to its decimal representation. If both exponent bits and mantissa bits are zeros, the bit vector should be interpreted as zero. Otherwise, the bit vector is converted by the following equation: sign * 2 exponent value * mantissa value where the exponent value is the addition of exponent bits and exp bias , and the mantissa value is calculated by appending an implied "one" as the MSB and follow the same format as standard floating point.
Quantization
Having defined the AdaptivFloat data format, the quantization problem is simply mapping a full precision value to the nearest representable datapoint. For this purpose, we need to determine the optimal AdaptivFloat exp bias which will maximize the available dynamic range of the encoding format in order to provide the most accurate rendering of a particular matrix (or NN layer). This is analogous to determining the quantization scale for integer quantizations, but exp bias is a small, typically negative, integer value rather than the high-precision floating-point scaling factor needed in integer quantization (Migacz, 2017) .
Algorithm 2 describes how to find the most suitable exp bias in order to encode, as faithfully as possible, the AdaptivFloat-quantized weight matrix. We first compute the sign matrix, W sign , and the matrix of absolute values, W abs , from the full precision weight matrix W f p . Then, the algorithm finds the maximum absolute value from W abs to determine the exp bias corresponding to a suitable range of Find normalized exp max for max(W abs ) such that 
representable datapoints for the weight matrix to quantize. Before doing quantization on W abs , we first round the values smaller than the AdaptivFloat minimum representable value to zero or value min at a halfway threshold. Then, we clamp values larger than the max value, value max , to value max . The quantization involves rewriting W abs into normalized exponent and mantissa form with an exponent matrix W exp and a mantissa matrix W mant . The mantissa matrix is quantized by the quantization scale calculated by the number of mantissa bits. W q indicates the quantized mantissa matrix. Finally, the AdaptivFloat-quantized matrix is reconstructed by multiplication of W sign , 2 Wexp , and W q .
We use the notation AdaptivF loat < n, e > to indicate a n-bit AdaptivFloat number with e exponent bits. Figure 3 provides an illustration showing how the exp bias is chosen to best fit the range of values in a weight matrix and the resulting quantized datapoints adhering to the AdaptivF loat < 4, 2 > format. The bit vectors containing the AdaptivFloat quantized values can be packed and stored in hardware memory resources. : full precision weight matrix 
Shifting the AdaptivFloat Range
The main characteristic of the AdaptivFloat quantization is using the exp bias to shift the range of quantized datapoints. Figure 4 depicts an AdaptivF loat < 6, 3 > quantization strategy applied on different ResNet-50 and Transformer layers, having varying weight distribution range. For ResNet-50, we show the convolution layers with 1x1 and 3x3 weight kernels as examples, and for the Transformer, we show two encoder layers and one decoder layer. The plots illustrate how the exp bias can vary from one layer to another in order to best fit their natural weight distribution. For example, the exp bias of ResNet-50 can be seen adjusting from -8 to -10 while exp bias transitions from -5 to -7 in the Transformer network. The narrower the weight distribution becomes, which indicates a smaller maximum value in the weight tensor, the more negative exp bias gets.
EXPERIMENTAL RESULTS
For bit compression evaluation, we select three popular DNN models of distinct neural types and applications, and exhibiting relatively narrow to wide spread in their weight distributions. The models considered, as shown in Table 1 , are: (1) Transformer (Vaswani et al., 2017) , which made a very consequential impact in the field of machine translation and question answering;
(2) a 4-layer LSTM encoder, 1layer LSTM decoder, attention-based sequence-to-sequence (seq2seq) network (Chorowski et al., 2015) commonly used in speech recognition; and (3) ResNet-50, a well-known image classification CNN (He et al., 2016) . The Transformer and the LSTM-based Seq2Seq networks are trained on the OpenNMT platform (Klein et al., 2017) using the WMT'17 English-to-German and LibriSpeech datasets, respectively. And, the Pytorch toolkit (Pytorch) is used to train ResNet-50 using the ImageNet dataset. We compare the efficacy of AdaptivFloat along with numerical data types frequently employed for deep learning acceleration, namely block floating-point (BFP), IEEE-like float, posit, and uniform representations. We created templates of these data types in Python to be run within the PyTorch framework. The AdaptivFloat, uniform, and block floating-point quantization schemes are self-adaptive in the sense that their dynamic range auto-adjusts based on the distribution of the data. The number of exponent bits in the AdaptivFloat, IEEE-like float, and posit formats is set evenly for all the layers in the network to the value yielding the highest inference accuracy after doing a search on the exponent width. Generally, the best inference performance was obtained with the exponent space set to 3 bits for AdaptivFloat, 4 bits for float (3 bits when the word size becomes 4 bits), and 1 bit for posit (0 bits when the word size becomes 4 bits).
Finally, we note that the following results are generated by quantizing all of the layers in the DNN models in order to capture the whole-length performance of these five numerical data types unlike several works Zhou et al., 2016; Mishra et al., 2017 ) that intentionally skip quantization for the first and last layers. 
Root Mean Squared Error
We begin by quantifying the quantization error of the number formats with respect to baseline FP32 precision. The boxplots depicted in Figure 5 show the distribution of the root mean squared (RMS) quantization error emanating from the data types and computed across all layers of the three models under evaluation. AdaptivFloat consistently produces lower average quantization error compared to uniform, BFP, posit, or IEEE-like float encoding. Furthermore, among the self-adaptive data types, AdaptivFloat exhibits the tightest error spread for all bit widths of the Transformer and seq2seq networks, while BFP's error spread is thinnest for the 6-bit and 8-bit versions of the ResNet-50 modelalthough with a higher mean compared to AdaptivFloat. This suggests that BFP would fare best in networks with slimmer weight distribution such as ResNet-50. Among the non-adaptive data types, we see that posit generally yields both a lower average RMS quantization error and a narrower interquartile error range compared to Float. These results provide important insights to quantized DNN performance as we dive into the bare inference accuracy results in the next subsection.
Inference Performance Analysis
Tables 2, 3, and 4 show the resiliency of the data types under study as they are put to the test under varying weight bit compression on the Transformer, sequence-to-sequence, and ResNet-50 models, respectively. The inference results are tabulated after post-training quantization (PTQ) and after quantization-aware re-training (QAR) from the plateaued FP32 baseline. The training setup and the hyper-parameter recipe are kept the same for all five data types under evaluation in order to impose a fair comparison.
The key observation we can distill is that AdaptivFloat demonstrates much greater resiliency at very low precision (≤ 6-bit) compared to the other four data formats. For in- the seq2seq and ResNet-50 models as AdaptivFloat show modest retrained performance degradation at 4-bit and 5-bit weight precision. Notably, only a 1.2 Top-1 accuracy drop is seen with a weight width of 4-bit. When the weights of the seq2seq model are quantized to 4-bit, the non-adaptive data types (float and Posit) are essentially unable to provide expressible transcription. This suggests that, for resilient performance at very low word size, it is critical to have a quantization scheme that can adjust its available dynamic range to represent the network's weights as faithfully as possible. AdaptivFloat's observed robustness at very low precision enables higher compute density into reconfigurable architectures at a low penalty for computational accuracy.
Adding noise to weights when computing the parameter gradients has been shown to exact a regularization effect that can improve generalization performance (Noh et al., 2017) . This effect can be seen in all data types but is particularly pronounced in AdaptivFloat with performance exceeding FP32 by up to +0.3 in BLEU score, -0.75 in word error rate and +0.1 in Top-1 accuracy.
Effect of both Weight and Activation Quantization
Tables 5, 6, and 7 report the inference performance from reducing the word size of both weights and activations on the Transformer, Seq2Seq, and ResNet-50 models, respectively. Wn/An signifies a quantization of n-bit weight and n-bit activation. We observe that AdaptivFloat's 8-bit performance is as good as, if not better than, the baseline FP32 result on all three DNN models while the degradation at 6-bit is still modest. Interestingly, in the case of the seq2seq model, the 6-bit AdaptivFloat weight and activation quantization generates regularization effective enough to exceed the FP32 baseline. At 4-bit weight and activation precision, the performance degradation of AdaptivFloat is steeper on the sequence models than on ResNet-50 as many of the activations from the attention mechanisms fall outside of the available dynamic range of the number format.
PE ARCHITECTURE
AdaptivFloat's superior bit compression ability paves the way to efficient bit packing into resource-constrained accelerators. In this section, we describe the design of a hybrid Float-Integer (HFINT) PE that exploits the AdaptivFloat logic in its computational datapath and provides an efficient compromise between the high accuracy of floating-point computations and the greater hardware density of fixedpoint post-processing. We contrast the proposed PE architecture against that of a conventional integer (INT) PE.
Conventional Integer PE
The micro-architecture of a n-bit integer-based PE is shown in Figure 6 . It contains fixed-point vector MAC units receiving n-bit integer weight and activation vectors. The MAC partial sums are stored in 2 * n + log 2 (H)-bit registers in order to accumulate up to H values without overflow. A high-precision scaling factor is typically used to dequantize the computation with high accuracy (Migacz, 2017) . Using a S-bit scaling factor requires the scaled results to be stored in registers of width 2 * n + log 2 (H) + S, which later are bit-shifted right by the fractional value of the scaling. Then, the data is clipped and truncated back to n bits before being modulated by the neural network activation function. An 8-bit integer-based PE architecture will be referred later in the document as INT8/24/40 to designate a datapath with 8-bit MAC operands, accumulated into 24-bit (to add up to 256 values without overflow) and then scaled to 40-bit using a 16-bit scaling factor. Figure 7 illustrates the micro-architecture of a n-bit Hybrid Float-Integer (HFINT) PE. The vector MACs units perform floating-point multiplications between a n-bit float weight vector and a n-bit float activation vector -and accumulate the result as integer. The weights and activations stored onchip are quantized according to the AdaptivFloat algorithm described in Algorithm 2 in Section 3. The extracted Adap-tivFloat exp bias for weight and activation tensors are saved in allocated 4-bit registers and are used to shift the exponent range of the accumulated partial sums. We note that while the AdaptivFloat exp bias for the static weights are extracted post-training, the exp bias for the dynamic activations are informed from statistics during offline batch inference on the test dataset. The accumulation precision needs to be 2 * (2 nexp − 1) + 2 * n mant + log 2 (H) -bit in order to accu- A key contrast to note between the INT PE and the HFINT PE, apart from the differing data types employed in the vector MAC units, is the INT PE requires a post-accumulation multiplier in order to perform the adaptive operation of the quantization. This in turn increases the required postaccumulation precision by S-bit before truncation. In the next section, we provide energy, performance, and area comparisons between the two PE topologies.
Hybrid Float-Integer PE

HARDWARE EVALUATION
Algorithm-Hardware Co-design Methodology
We developed a design and verification flow, as illustrated in Figure 8 , which closes the loop between software modeling and backend hardware implementation. The AdaptivFloat and integer quantizations are performed in the Pytorch deep learning framework during and post training. The extracted AdaptivFloat exp bias for weights and activations and the scaling factor from the integer quantization are sent to the C++ simulator, along with the quantized weights.
In order to evaluate the hardware on a realistic DNN workload, we designed an accelerator system, depicted in Figure Figure 9 . Accelerator system with 4 PEs and a global buffer (GB) targeting sequence-to-sequence networks.
HFINT. Each PE contains an input/bias buffer with sizes ranging from 1KB to 4KB and a weight buffer whose size ranges from 256KB to 1MB depending on the vector size and operand bit width. A global buffer (GB) unit with 1MB of storage collects the computed activations from the individual PEs via the arbitrated crossbar channel and then broadcasts them back to the four PEs, in order to process the next time step or the next layer.
In this experimental setup, we note here that the HFINT PE uses MAC operands with 3 exponent bits which was found to yield the best inference accuracy across the ResNet-50, Seq2Seq, and Transformer networks. Energy and performance results are reported on the post-HLS Verilog netlists by the Catapult tool at 1GHz clock frequency using a commercial 16nm FinFET standard cell library. The simulated workload consists of 100 LSTM time steps with 256 hidden units operating in a weight stationary dataflow. The same process node is also used by Synopsys Design Compiler to extract the area estimates of the accelerators after placement and timing-aware logic synthesis.
Energy, Performance and Area Analyses
We first look at PPA efficiencies in the PE, which is the computational workhorse of the accelerator. Moreover, we evaluate the effect of increasing throughput via the inner MAC vector size which is also equal to the number of parallel lanes (i.e., vector MAC units). Figure 10 shows that the HFINT PEs achieve smaller peroperation energy than the INT PEs at either 4-bit or 8-bit MAC operands and across vector sizes. Larger vector size and operand bit width benefits more the HFINT PE than the INT PE in terms of energy efficiency. Notably, from 4-bit operands and vector size of 4 -to 8-bit operands and vector size of 16, the per-operation energy of the HFINT PE is 0.90× to 0.97× that of the INT PE. The smaller peroperation energy of the HFINT PE stems from the fact that its vector MACs contain smaller mantissa multipliers and exponent adders that consume less overall power than full bitwidth multipliers as used in vector MACs of the INT PEs.
Increasing the vector size is found to improve overall energy efficiency due to higher spatial reuse of the accumulated partial sums. On the other hand, the INT PEs exhibit 1.04× to 1.21× higher performance per unit area compared to the HFINT PEs due to the more compact and homogeneous logic in the vector MACs. Table 8 reports the power, area, and compute time of an 8-bit INT and 8-bit HFINT accelerator system with 4 PEs and a global buffer. The PEs here have a MAC vector size of 16 in both systems. The HFINT accelerator reports 0.92× the power and 1.14× the area of the integer-based adaptation, confirming the efficiency trends reported in Figure 10 . Note that both accelerators have the same compute time because the HLS tool generated the same aggregate pipelining result for both designs.
CONCLUSION
Fixed-point quantization schemes can be inadequate for networks possessing relatively wide parameter distributions commonly seen in deep sequence transduction models such as the Transformer. This paper presents AdaptivFloat, a resilient floating-point based encoding solution that dynamically maximizes and optimally clips its available dynamic range, at a layer granularity, in order to create accurate encodings of neural network parameters from narrow to wide distribution spread. AdaptivFloat demonstrates marked robustness at very low precision (≤ 6-bit) on the Transformer, LSTM-based seq2seq, and ResNet-50 networks. This paves the way to higher compute density into reconfigurable architectures -at a much lower penalty for computational accuracy compared to leading encoding types such as block floating-point, uniform, or non-adaptive float or posit number formats. We also illustrate the algorithm-hardware codesign of AdaptivFloat, which allows the extracted exp bias of weights and activations to be stored on allocated registers on-chip in order to perform the adaptive operation of the quantization. The proposed processing elements and accelerators that leverage this mechanism demonstrate peroperation energy that is 0.90× to 0.97× that of integer-based adaptations at varying vector sizes and MAC operand bit widths. Altogether, the AdaptivFloat algorithm-hardware co-design framework offers a compelling alternative to integer or fixed-point solutions.
